{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:52:45Z","timestamp":1780674765054,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2588585","type":"journal-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T18:23:55Z","timestamp":1469557435000},"page":"476-487","source":"Crossref","is-referenced-by-count":35,"title":["STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8632-2240","authenticated-orcid":false,"given":"Hooman","family":"Farkhani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad","family":"Tohidi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Peiravi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens Kargaard","family":"Madsen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farshad","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2368262"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239175"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2008.4606363"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM02"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4813320"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref16","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511676208.007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245638"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/TCSII.2004.827555","article-title":"A 2.5-V 10-b 120-MSample\/s CMOS pipelined ADC based on merged-capacitor switching","volume":"51","author":"yoo","year":"2004","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278295"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"ref29","first-page":"12.7.1","article-title":"Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2275082"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/ISLPED.2013.6629299","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref2","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169678"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref22","first-page":"1","article-title":"Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM","author":"bishnoi","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref23","first-page":"42","article-title":"A $0.13\\mu $ m 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2459726"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2291222"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07522092.pdf?arnumber=7522092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:16Z","timestamp":1642004416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7522092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2588585","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}