{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:38Z","timestamp":1740133298442,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["104-2221-E-001-020-MY3","105-3111-Y-001-041","105-2221-E-001-004-MY2","105-2221-E-001-013-MY3"],"award-info":[{"award-number":["104-2221-E-001-020-MY3","105-3111-Y-001-041","105-2221-E-001-004-MY2","105-2221-E-001-013-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2589318","type":"journal-article","created":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T18:09:17Z","timestamp":1470074957000},"page":"488-501","source":"Crossref","is-referenced-by-count":10,"title":["Antiwear Leveling Design for SSDs With Hybrid ECC Capability"],"prefix":"10.1109","volume":"25","author":[{"given":"Chien-Chung","family":"Ho","sequence":"first","affiliation":[]},{"given":"Yu-Ping","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167470"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1367829.1367831"},{"journal-title":"Toshiba TC58NVG5T2HTA00 TLC NAND Flash Memory","year":"2011","key":"ref30"},{"key":"ref37","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol (FAST)"},{"key":"ref36","article-title":"An LDPC-enabled Flash controller in 40 nm CMOS","author":"yeo","year":"2012","journal-title":"Flash Memory Summit"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.31"},{"key":"ref34","article-title":"Low-power error correction for mobile storage","author":"yang","year":"2014","journal-title":"Flash Memory Summit"},{"key":"ref10","article-title":"How LDPC enables new NAND Flash for enterprise SSDs","author":"codandaramane","year":"2015","journal-title":"Flash Memory Summit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700276"},{"key":"ref12","article-title":"Enterprise MLC NAND industry comparison","author":"vanstee","year":"2011","journal-title":"Flash Memory Summit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"journal-title":"Intel MD332 NAND Flash Memory Datasheet","year":"2009","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"key":"ref18","first-page":"366","article-title":"Wear unleveling: Improving NAND Flash lifetime by balancing page endurance","volume":"48","author":"jimenez","year":"2002","journal-title":"IEEE Trans Consum Electron"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TCE.2002.1010143","article-title":"A space-efficient Flash translation layer for CompactFlash systems","volume":"48","author":"kim","year":"2002","journal-title":"IEEE Trans Consum Electron"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"article-title":"Flash file system","year":"1995","author":"ban","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"article-title":"Wear leveling of static areas in Flash memory","year":"2004","author":"ban","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref29","first-page":"1","article-title":"On the use of strong BCH codes for improving multilevel NAND Flash memory storage capacity","author":"sun","year":"2006","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS) Design Implement"},{"key":"ref5","article-title":"Using rate-adaptive LDPC codes to maximize the capacity of SSDs","author":"bates","year":"2013","journal-title":"Flash Memory Summit"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137393"},{"article-title":"Flash file system","year":"1995","author":"ban","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2014.7031339"},{"year":"2005","key":"ref1","article-title":"Increasing Flash solid state disk reliability"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593130"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.73"},{"key":"ref24","first-page":"11","article-title":"Optimizing NAND Flash-based SSDs via retention relaxation","author":"liu","year":"2012","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2345387"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07527690.pdf?arnumber=7527690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:16Z","timestamp":1642004416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7527690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":37,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2589318","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}