{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:38Z","timestamp":1740133298426,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003593","name":"National Council for Scientific and Technological Development","doi-asserted-by":"crossref","award":["460205\/2014-5"],"award-info":[{"award-number":["460205\/2014-5"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2589548","type":"journal-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T18:23:55Z","timestamp":1469557435000},"page":"765-768","source":"Crossref","is-referenced-by-count":6,"title":["Optimized Design of an LSSD Scan Cell"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1445-7610","authenticated-orcid":false,"given":"Leonardo Rezende","family":"Juracy","sequence":"first","affiliation":[]},{"given":"Matheus Trevisan","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Felipe Augusto","family":"Kuentzer","sequence":"additional","affiliation":[]},{"given":"Alexandre","family":"de Morais Amory","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0289"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041808"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref18","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"Proc Design Autom Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2003.818550"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699209"},{"key":"ref6","first-page":"21","article-title":"Blade—A timing violation resilient asynchronous template","author":"hand","year":"2015","journal-title":"Proc Int Symp Asynchronous Circuits Syst (ASYNC)"},{"key":"ref5","first-page":"1","article-title":"Coarse-grained bubble razor to exploit the potential of two-phase transparent latch designs","author":"kim","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref8","first-page":"241","article-title":"The advantages of latch-based design under process variation","author":"hurst","year":"2006","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674731"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337563"},{"key":"ref1","first-page":"1519","article-title":"Timing requirement for reliable latch-based circuit design","author":"lee","year":"2004","journal-title":"Proc IEEE Instrum Meas Technol Conf (IMTC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAIE.2011.6162138"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945430"},{"journal-title":"VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"ref21"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07522078.pdf?arnumber=7522078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:16Z","timestamp":1642004416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7522078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2589548","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}