{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:50:48Z","timestamp":1767847848977,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003977","name":"Israel Science Foundation","doi-asserted-by":"publisher","award":["1200\/12"],"award-info":[{"award-number":["1200\/12"]}],"id":[{"id":"10.13039\/501100003977","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2592967","type":"journal-article","created":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T18:09:17Z","timestamp":1470074957000},"page":"608-620","source":"Crossref","is-referenced-by-count":15,"title":["CPA Secured Data-Dependent Delay-Assignment Methodology"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5591-5799","authenticated-orcid":false,"given":"Itamar","family":"Levi","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]},{"given":"Osnat","family":"Keren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546387"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1007\/978-3-540-30205-6_50","article-title":"A power consumption randomization countermeasure for DPA-resistant cryptographic processors","author":"bucci","year":"2004","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"ref30","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref34","first-page":"157","article-title":"Successfully attacking masked AES hardware implementations","author":"mangard","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref10","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Advances in Cryptology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452371"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref14","author":"daemen","year":"2013","journal-title":"The Design of Rijndael AES&#x2014;The Advanced Encryption Standard"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-9314-6_4"},{"key":"ref16","first-page":"356","article-title":"Links between differential and linear cryptanalysis","author":"chabaud","year":"1995","journal-title":"Advances in Cryptology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1037\/13608-000"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2307\/2309221"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2320154"},{"key":"ref28","first-page":"238","article-title":"Using second-order power analysis to attack DPA resistant software","author":"messerges","year":"2000","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PERCOMW.2007.98"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696173"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.502402"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387830"},{"key":"ref29","first-page":"252","article-title":"Differential power analysis in the presence of hardware countermeasures","author":"clavier","year":"2000","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015327"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref9","first-page":"16","article-title":"Correlation power analysis with a leakage model","author":"brier","year":"2004","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref1","volume":"31","author":"mangard","year":"2008","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref20","first-page":"64","article-title":"On the cost of lazy engineering for masked software implementations","author":"balasch","year":"2014","journal-title":"Proc Int Conf Smart Card Res Adv Appl"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_14"},{"key":"ref21","first-page":"1","article-title":"Towards efficient second-order power analysis","author":"waddle","year":"2004","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_13"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2010.0096"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_22"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11925-5_16"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07527634.pdf?arnumber=7527634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:17Z","timestamp":1642004417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7527634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2592967","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}