{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T09:09:14Z","timestamp":1760346554055,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004423","name":"Waseda University Graduate Program for Embodiment Informatics","doi-asserted-by":"publisher","award":["FY2013-FY2019"],"award-info":[{"award-number":["FY2013-FY2019"]}],"id":[{"id":"10.13039\/501100004423","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2593581","type":"journal-article","created":{"date-parts":[[2016,8,9]],"date-time":"2016-08-09T18:11:51Z","timestamp":1470766311000},"page":"714-724","source":"Crossref","is-referenced-by-count":12,"title":["A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding"],"prefix":"10.1109","volume":"25","author":[{"given":"Jianbin","family":"Zhou","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9022-8268","authenticated-orcid":false,"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Shihao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shuping","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3203"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.1366"},{"key":"ref13","first-page":"605","article-title":"A high-throughput HEVC deblocking filter VLSI architecture for 8k $\\times \\,\\, 4$ k application","author":"cheng","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738405"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698026"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0856"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025761"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","article-title":"overview of the h.264\/avc video coding standard","volume":"13","author":"wiegand","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"journal-title":"Common Test Conditions and Software Reference Configurations","year":"2011","author":"bossen","key":"ref27"},{"journal-title":"High Efficiency video coding (HEVC) text specification draft 10 (for FDIS & consent)","year":"2013","author":"bross","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815175"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.918437"},{"key":"ref7","first-page":"-693i","article-title":"Architecture design for deblocking filter in H.264\/JVT\/AVC","volume":"1","author":"huang","year":"2003","journal-title":"Proc Int Conf Multimedia Expo (ICME)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"838","DOI":"10.1109\/TVLSI.2008.2008456","article-title":"A two-result-per-cycle deblocking filter architecture for QFHD H.264\/AVC decoder","volume":"17","author":"lin","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref1","first-page":"1","article-title":"Future television—Super Hi-Vision and beyond","author":"ito","year":"2010","journal-title":"Proc IEEE Asian Solid State Circuits Conf (A-SSCC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2014.2362794"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VCIP.2014.7051563"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2014.6900840"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865710"},{"key":"ref23","first-page":"206","article-title":"Cost function optimization and its hardware design for the sample adaptive offset of HEVC standard","author":"rediess","year":"2014","journal-title":"Proc 22nd Eur Signal Process Conf (EUSIPCO)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E97.A.2488"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025255"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07536655.pdf?arnumber=7536655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:16Z","timestamp":1642004416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7536655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2593581","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}