{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:16:32Z","timestamp":1742386592021,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1441667","CCF-1218629"],"award-info":[{"award-number":["CNS-1441667","CCF-1218629"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC","award":["2014-TS-2554"],"award-info":[{"award-number":["2014-TS-2554"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2593902","type":"journal-article","created":{"date-parts":[[2016,8,12]],"date-time":"2016-08-12T19:47:36Z","timestamp":1471031256000},"page":"570-580","source":"Crossref","is-referenced-by-count":26,"title":["Postsilicon Trace Signal Selection Using Machine Learning Techniques"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3621-875X","authenticated-orcid":false,"given":"Kamran","family":"Rahmani","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2009.5351128"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1608","DOI":"10.1109\/TCSI.2009.2034887","article-title":"On-chip support for NoC-based SoC debugging","volume":"57","author":"yi","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139157"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2396083"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"journal-title":"Icarus verilog","year":"0","author":"williams","key":"ref8"},{"journal-title":"The Caret Package","year":"0","author":"kuhn","key":"ref7"},{"key":"ref2","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657069"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7827022\/7542572-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07542572.pdf?arnumber=7542572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2593902","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}