{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:44:03Z","timestamp":1767339843727,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program within the Ministry of Education through the National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","award":["2014R1A6A3A04059410","2015R1A2A2A01007186"],"award-info":[{"award-number":["2014R1A6A3A04059410","2015R1A2A2A01007186"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2594948","type":"journal-article","created":{"date-parts":[[2016,8,9]],"date-time":"2016-08-09T18:11:51Z","timestamp":1470766311000},"page":"760-764","source":"Crossref","is-referenced-by-count":8,"title":["An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design"],"prefix":"10.1109","volume":"25","author":[{"given":"Moon Gi","family":"Seok","sequence":"first","affiliation":[]},{"given":"Tag Gon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chang Beom","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5560-873X","authenticated-orcid":false,"given":"Daejin","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"155","article-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","volume":"4","author":"buck","year":"1994","journal-title":"Int J Comput Simul"},{"article-title":"A co-simulation environment for mixed signal, multi-domain system level design exploration","year":"2004","author":"reed","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137646"},{"key":"ref5","first-page":"63","article-title":"Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures","author":"gerin","year":"2001","journal-title":"Proc ASP-DAC Asia South Pac Des Autom Conf"},{"journal-title":"Ngspice Circuit Simulator","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESLsyn.2011.5952290"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2011.5936768"},{"year":"2000","key":"ref1"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07536626.pdf?arnumber=7536626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:16Z","timestamp":1642004416000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7536626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":8,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2594948","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}