{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T22:40:08Z","timestamp":1740177608556,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2597182","type":"journal-article","created":{"date-parts":[[2016,8,24]],"date-time":"2016-08-24T19:24:21Z","timestamp":1472066661000},"page":"774-778","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2938-3087","authenticated-orcid":false,"given":"Derui","family":"Kong","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}]},{"given":"Dongwon","family":"Seo","sequence":"additional","affiliation":[{"name":"Department of Mixed Signal Design, Qualcomm Technologies, Inc., San Diego, CA, USA"}]},{"given":"Sang Min","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Mixed Signal Design, Qualcomm Technologies, Inc., San Diego, CA, USA"}]}],"member":"263","reference":[{"key":"ref4","first-page":"165","article-title":"An ultra-compact, untrimmed CMOS bandgap reference with \n$3\\sigma $\n inaccuracy of +0.64% in 16 nm FinFET","author":"chang","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328336"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.309905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2328496"},{"journal-title":"Analog VLSI Integration of Massive Parallel Signal Processing Systems","year":"1996","author":"kinget","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2249175"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880606"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07548299.pdf?arnumber=7548299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:53:49Z","timestamp":1740084829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7548299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":8,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2597182","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}