{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,16]],"date-time":"2024-05-16T05:52:08Z","timestamp":1715838728353},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2600568","type":"journal-article","created":{"date-parts":[[2016,9,8]],"date-time":"2016-09-08T18:26:58Z","timestamp":1473359218000},"page":"725-734","source":"Crossref","is-referenced-by-count":10,"title":["FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers"],"prefix":"10.1109","volume":"25","author":[{"given":"Pingxiuqi","family":"Chen","sequence":"first","affiliation":[]},{"given":"Shaik Nazeem","family":"Basha","sequence":"additional","affiliation":[]},{"given":"Mehran","family":"Mozaffari-Kermani","sequence":"additional","affiliation":[]},{"given":"Reza","family":"Azarderakhsh","sequence":"additional","affiliation":[]},{"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387681"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185257"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1041","DOI":"10.1109\/TC.2012.265","article-title":"Fast inversion in $GF(2^{m})$ with normal basis using hybrid-double multipliers","volume":"63","author":"azarderakhsh","year":"2014","journal-title":"IEEE Trans Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2015.2409833"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2424928"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2495758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.59"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19971586"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.199"},{"key":"ref28","year":"0","journal-title":"NanGate Standard Cell Library"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283674"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(89)90045-X"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596678"},{"key":"ref6","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref5","year":"2000","journal-title":"FIPS 186-2 Digital Signature Standard (DSS) Federal Information Processing Standards Publication 186-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916622"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/TC.2005.147","article-title":"Low-complexity bit-parallel systolic Montgomery multipliers for special classes of $GF(2^{m})$","volume":"54","author":"lee","year":"2005","journal-title":"IEEE Trans Comput"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.875177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272184"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781107360211"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.06.003"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796482"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181434"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/12.926154","article-title":"Bit-parallel systolic multipliers for $GF(2^{m})$ fields defined by all-one and equally spaced polynomials","volume":"50","author":"lee","year":"2001","journal-title":"IEEE Trans Comput"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016753"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.10.001"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07563352.pdf?arnumber=7563352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:17Z","timestamp":1642004417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7563352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2600568","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}