{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:40Z","timestamp":1740133300188,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IPM","award":["CS1395-2-03"],"award-info":[{"award-number":["CS1395-2-03"]}]},{"name":"Shahid Beheshti University"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2604346","type":"journal-article","created":{"date-parts":[[2016,9,16]],"date-time":"2016-09-16T18:36:12Z","timestamp":1474050972000},"page":"954-961","source":"Crossref","is-referenced-by-count":7,"title":["Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems"],"prefix":"10.1109","volume":"25","author":[{"given":"Saba","family":"Amanollahi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8458-7627","authenticated-orcid":false,"given":"Ghassem","family":"Jaberipur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.115"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762829"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1985.6158976"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.61063"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0059"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884047"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0026"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207665"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.82"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.743407"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2366738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614875"},{"journal-title":"Digital Arithmetic","year":"2003","author":"ercegovac","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2448097"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07570177.pdf?arnumber=7570177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7570177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":16,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2604346","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}