{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T06:20:16Z","timestamp":1768544416336,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grand funded by the Korea government, Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2015R1A2A1A13001751"],"award-info":[{"award-number":["2015R1A2A1A13001751"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2606499","type":"journal-article","created":{"date-parts":[[2016,9,21]],"date-time":"2016-09-21T18:11:29Z","timestamp":1474481489000},"page":"844-856","source":"Crossref","is-referenced-by-count":24,"title":["Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares"],"prefix":"10.1109","volume":"25","author":[{"given":"Jooyoung","family":"Kim","sequence":"first","affiliation":[]},{"given":"Woosung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Keewon","family":"Cho","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref13","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727027"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035331"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"786","DOI":"10.1109\/TCAD.2013.2296538","article-title":"A new fuse architecture and a new post-share redundancy scheme for yield enhancement in 3-D-stacked memories","volume":"33","author":"lee","year":"2014","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TCAD.2011.2170569","article-title":"Efficient built-in self-repair techniques for multiple repairable embedded RAMs","volume":"31","author":"lu","year":"2012","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref24","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0210.0032"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07572978.pdf?arnumber=7572978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7572978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2606499","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}