{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T17:59:13Z","timestamp":1765994353986,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF I\/UCRC for Embedded Systems at SIUC","doi-asserted-by":"publisher","award":["NSF IIP 1230757","NSF IIP 1432026","NSF IIP 1361847"],"award-info":[{"award-number":["NSF IIP 1230757","NSF IIP 1432026","NSF IIP 1361847"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2608953","type":"journal-article","created":{"date-parts":[[2016,10,4]],"date-time":"2016-10-04T19:03:56Z","timestamp":1475607836000},"page":"1063-1071","source":"Crossref","is-referenced-by-count":12,"title":["Delay Analysis for Current Mode Threshold Logic Gate Designs"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6363-4444","authenticated-orcid":false,"given":"Chandra Babu","family":"Dara","sequence":"first","affiliation":[]},{"given":"Themistoklis","family":"Haniotakis","sequence":"additional","affiliation":[]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GENSIPS.2007.4365826"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.34"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2533863"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372610"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/1097-007X(200011\/12)28:6<537::AID-CTA126>3.0.CO;2-B"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref3"},{"article-title":"Ultra-low energy, highperformance dynamic resistive threshold logic","year":"2013","author":"sharad","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.32"},{"article-title":"Threshold logic element having low leakage power and high performance","year":"2009","author":"leshner","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.436"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878291"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7862316\/7582542-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07582542.pdf?arnumber=7582542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7582542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2608953","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}