{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:49:14Z","timestamp":1761562154429,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Polish Ministry of Science and Higher Education","award":["DS-0153\/15"],"award-info":[{"award-number":["DS-0153\/15"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2608984","type":"journal-article","created":{"date-parts":[[2016,9,27]],"date-time":"2016-09-27T19:49:13Z","timestamp":1475005753000},"page":"1112-1125","source":"Crossref","is-referenced-by-count":33,"title":["Trimodal Scan-Based Test Paradigm"],"prefix":"10.1109","volume":"25","author":[{"given":"Grzegorz","family":"Mrugalski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jedrzej","family":"Solecki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9722-2344","authenticated-orcid":false,"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299228"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5942075"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347857"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937825"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"ref37","first-page":"104","article-title":"Virtual compression through test vector stitching for scan based designs","author":"rao","year":"2003","journal-title":"Proc DATE"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"article-title":"Test-per-clock based on dynamically-partitioned reconfigurable scan chains","year":"2016","author":"rajski","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196285"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020158"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1137\/0720013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528044"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700585"},{"key":"ref15","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"Proc DAC"},{"key":"ref16","first-page":"114","article-title":"Test generation systems in Japan","author":"funatsu","year":"1975","journal-title":"Proc DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437649"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref28","first-page":"37","article-title":"Built-in logic block observation techniques","author":"konemann","year":"1979","journal-title":"Proc ITC"},{"key":"ref4","first-page":"50","article-title":"Testing VLSI with random access scan","author":"ando","year":"1980","journal-title":"Proc Compcon"},{"key":"ref27","first-page":"692","article-title":"Flip-flop circuit with FLT capability","author":"kobayashi","year":"1968","journal-title":"Proc IECEO Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.2032"},{"key":"ref6","first-page":"200","article-title":"Self-testing of multiple logic modules","author":"bardell","year":"1982","journal-title":"Proc ITC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"ref5","first-page":"359","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc ITC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"article-title":"Simultaneous self-testing system","year":"1985","author":"bardell","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/BF00993310","article-title":"Special issue on partial scan methods","volume":"7","author":"agrawal","year":"1995","journal-title":"J Electron Test Theory Appl"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700573"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297695"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref45","first-page":"133","article-title":"Power reduction in test-per-scan BIST","author":"zhang","year":"2000","journal-title":"Proc IOLTW"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.54846"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"ref24","first-page":"49","article-title":"Low power serial built-in self-test","author":"hertwig","year":"1998","journal-title":"Proc ETS"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14726"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651929"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996747"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387356"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810763"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07577861.pdf?arnumber=7577861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":46,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2608984","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}