{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T18:12:07Z","timestamp":1768414327588,"version":"3.49.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-0845504"],"award-info":[{"award-number":["CCF-0845504"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1564014"],"award-info":[{"award-number":["CNS-1564014"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1514269"],"award-info":[{"award-number":["CCF-1514269"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1162202"],"award-info":[{"award-number":["CCF-1162202"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-12-1-0373"],"award-info":[{"award-number":["W911NF-12-1-0373"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. NSF CAREER Award","doi-asserted-by":"publisher","award":["CPS\/CNS-1453860"],"award-info":[{"award-number":["CPS\/CNS-1453860"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. NSF CAREER Award","doi-asserted-by":"publisher","award":["CyberSEES CCF-1331610"],"award-info":[{"award-number":["CyberSEES CCF-1331610"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2612647","type":"journal-article","created":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T18:20:57Z","timestamp":1476296457000},"page":"1126-1139","source":"Crossref","is-referenced-by-count":49,"title":["Multicast-Aware High-Performance Wireless Network-on-Chip Architectures"],"prefix":"10.1109","volume":"25","author":[{"given":"Karthi","family":"Duraisamy","sequence":"first","affiliation":[]},{"given":"Yuankun","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Bogdan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The GEM5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2537332"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441721"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351577"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085460"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.12"},{"key":"ref35","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.26"},{"key":"ref11","first-page":"979","article-title":"The feasibility of on-chip interconnection using antennas","author":"kim","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.33"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900236"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2007.905867"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.841461"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2510199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00007-2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090822"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/71.246072"},{"key":"ref28","first-page":"6684","article-title":"Collective dynamics of ‘small-world’ networks","volume":"393","author":"watts","year":"1988","journal-title":"Lett Nature"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008755"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048085"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1394608.1382141","article-title":"Virtual circuit tree multicasting: A case for on-chip hardware multicast support","author":"jerger","year":"2008","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.73.026114"},{"key":"ref5","year":"2015","journal-title":"Neuromorphic Computing From Materials to Systems Architecture Report of a Roundtable Convened to Consider Neuromorphic Computing Basic Research Needs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03644-6_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.23"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.14"},{"key":"ref1","first-page":"1","article-title":"Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip","author":"karkar","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071446"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155630"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/71.298203"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1145\/2228360.2228431","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI","author":"park","year":"2012","journal-title":"Proc 49th Annu Design Autom Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654614"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2011.6108067"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7862316\/7589086-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07589086.pdf?arnumber=7589086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7589086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2612647","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}