{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T15:33:00Z","timestamp":1775143980920,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2614695","type":"journal-article","created":{"date-parts":[[2016,10,28]],"date-time":"2016-10-28T18:23:40Z","timestamp":1477679020000},"page":"1044-1053","source":"Crossref","is-referenced-by-count":14,"title":["A 0.1\u20132-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2960-3644","authenticated-orcid":false,"given":"Immanuel","family":"Raja","sequence":"first","affiliation":[]},{"given":"Vishal","family":"Khatri","sequence":"additional","affiliation":[]},{"given":"Zaira","family":"Zahir","sequence":"additional","affiliation":[]},{"given":"Gaurab","family":"Banerjee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"128","article-title":"A 16-Gb\/s differential I\/O cell with 380fs RJ in an emulated 40nm DRAM process","author":"nguyen","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCDCS.2004.1393393"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478804"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2269855"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530305"},{"key":"ref16","first-page":"24","article-title":"Using vector modulation analysis in the integration, troubleshooting, and design of digital RF communications systems","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253406"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2197018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537366"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494109"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2006.1651156"},{"key":"ref7","first-page":"1845","article-title":"A multi-mode complex bandpass filter with gm-assisted power optimization and I\/Q calibration","author":"qi","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253401"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07725561.pdf?arnumber=7725561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:05Z","timestamp":1642003925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7725561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":16,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2614695","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}