{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:31Z","timestamp":1758893491976,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100008676","name":"CMC Microsystems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"National Science and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2615306","type":"journal-article","created":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T19:11:11Z","timestamp":1481137871000},"page":"894-906","source":"Crossref","is-referenced-by-count":18,"title":["An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9608-5229","authenticated-orcid":false,"given":"Babak","family":"Zamanlooy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitra","family":"Mirhassani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","article-title":"Mixed-signal VLSI neural network based on continuous valued number system","author":"zamanlooy","year":"2016","journal-title":"Neurocomput J"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2008.131"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232321"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109404"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015398"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2008.920713"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1049\/ip-cds:20000237","article-title":"sensitivity study and improvements on a nonlinear resistive-type neuron circuit","volume":"147","author":"djahanshahi","year":"2000","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1047754"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177108"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.210171"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.05.007"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2008.131"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456531"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971587"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830474"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1438","DOI":"10.1109\/72.883475","article-title":"Elementary function generators for neural-network emulators","volume":"11","author":"vassiliadis","year":"2000","journal-title":"IEEE Trans Neural Netw"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1037","DOI":"10.1049\/el:19910645","article-title":"Implementing nonlinear activation functions in neural network emulators","volume":"27","author":"jones","year":"1991","journal-title":"Electron Lett"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2003.1562418"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030965"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030607"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2048588"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9135-3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.0063"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000731"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2367496"},{"key":"ref26","first-page":"856","article-title":"A digital circuit design of hyperbolic tangent sigmoid function for neural networks","author":"lin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1991.155324"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07776937.pdf?arnumber=7776937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7776937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2615306","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}