{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T03:36:11Z","timestamp":1768707371271,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61306027"],"award-info":[{"award-number":["61306027"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61331003"],"award-info":[{"award-number":["61331003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474108"],"award-info":[{"award-number":["61474108"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005089","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4152051"],"award-info":[{"award-number":["4152051"]}],"id":[{"id":"10.13039\/501100005089","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2619362","type":"journal-article","created":{"date-parts":[[2016,11,14]],"date-time":"2016-11-14T19:11:33Z","timestamp":1479150693000},"page":"929-941","source":"Crossref","is-referenced-by-count":30,"title":["A 2.4\u20133.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9009-9045","authenticated-orcid":false,"given":"Zhao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001873"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062989"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref14","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16GHz injection-locked ring oscillator in 20nm CMOS","author":"chien","year":"2014","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268640"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242261"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.879100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2097710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364043"},{"key":"ref6","first-page":"192","article-title":"An 8.5 mW, 0.07 mm2 ADPLL in 28 nm CMOS with sub-ps resolution TDC and <230 fs RMS jitter","author":"shen","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref5","first-page":"741","article-title":"A fast-settling PLL frequency synthesizer with direct frequency presetting","author":"kuang","year":"2006","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"98","article-title":"A 570 fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop","author":"sai","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref9","first-page":"248","article-title":"A digitally stabilized type-III PLL using ring VCO with 1.01 psrms integrated jitter in 65nm CMOS","author":"sai","year":"2012","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177037"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref21","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with selfadjusted injection timing","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2302747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2014449"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008937"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07742907.pdf?arnumber=7742907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7742907\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2619362","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}