{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:57Z","timestamp":1761648417934,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Korean Government","doi-asserted-by":"publisher","award":["2014R1A2A2A01007051"],"award-info":[{"award-number":["2014R1A2A2A01007051"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2620168","type":"journal-article","created":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T22:12:04Z","timestamp":1479334324000},"page":"1588-1592","source":"Crossref","is-referenced-by-count":13,"title":["Write-Amount-Aware Management Policies for STT-RAM Caches"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3695-8216","authenticated-orcid":false,"given":"Hyeonggyu","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jooheung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314413"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_9"},{"article-title":"CACTI 3.0: An integrated cache timing, power, and area model","year":"2001","author":"shivakumar","key":"ref16"},{"key":"ref4","article-title":"Floating-ECC: Dynamic repositioning of error correcting code bits for extending the lifetime of non-volatile caches","author":"farbeh","year":"0","journal-title":"IEEE Trans Comput"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974666"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.30"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1145\/2366231.2337196","article-title":"FLEXclusion: Balancing cache capacity and on-chip bandwidth via flexible exclusion","author":"sim","year":"2012","journal-title":"Proc Int Symp Comput Archit (ISCA)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07745874.pdf?arnumber=7745874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:10Z","timestamp":1642003990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7745874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2620168","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}