{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T17:09:16Z","timestamp":1781370556565,"version":"3.54.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2622224","type":"journal-article","created":{"date-parts":[[2016,12,2]],"date-time":"2016-12-02T19:29:10Z","timestamp":1480706950000},"page":"907-918","source":"Crossref","is-referenced-by-count":18,"title":["Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1380-269X","authenticated-orcid":false,"given":"Qing","family":"Dong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaiyuan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laura","family":"Fick","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Fick","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437283"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724553"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2187792"},{"key":"ref30","first-page":"138t","article-title":"Low-current domain wall motion MRAM with perpendicularly magnetized CoFeB\/MgO magnetic tunnel junction and underlying hard magnets","author":"suzuki","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref37","first-page":"381","article-title":"An 8 bit 0.35–0.8 V 0.5–30 MS\/s 2 bit\/step SAR ADC with wide range threshold configuring comparator","author":"yoshioka","year":"2012","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref36","first-page":"214","article-title":"A 12 fJ\/conversion-step 8 bit 10 MS\/s asynchronous SAR ADC for low energy radios","author":"harpe","year":"2010","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177006"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2202125"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488866"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168701"},{"key":"ref14","first-page":"108c","article-title":"A 250-MHz 256 b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors","author":"noguchi","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2014.6880489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3271827"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3850"},{"key":"ref19","first-page":"230","article-title":"Low-current perpendicular domain wall motion cell for scalable high-speed MRAM","author":"fukami","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937938"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891655"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344532"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523609"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.3.073004"},{"key":"ref29","first-page":"300","article-title":"A content addressable memory using magnetic domain wall motion cells","author":"nebashi","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2011846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242461"},{"key":"ref2","first-page":"450","article-title":"Adaptive post-silicon tuning for analog circuits: Concept, analysis and optimization","author":"li","year":"2007","journal-title":"Proc IEEE ICCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.972156"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131575"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2321396"},{"key":"ref24","first-page":"242","article-title":"A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28 nm CMOS","author":"giridhar","year":"2014","journal-title":"Proc IEEE ISSCC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357123"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07765085.pdf?arnumber=7765085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7765085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2622224","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}