{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:42:14Z","timestamp":1781836934542,"version":"3.54.5"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IT R&D Program of MOTIE\/KEIT through the Project entiltled Design Technology Development of ultra-low voltage operating circuit and IP for smart sensor SoC","award":["10052716"],"award-info":[{"award-number":["10052716"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2623601","type":"journal-article","created":{"date-parts":[[2016,11,17]],"date-time":"2016-11-17T19:56:18Z","timestamp":1479412578000},"page":"1183-1187","source":"Crossref","is-referenced-by-count":86,"title":["Power-Gated 9T SRAM Cell for Low-Energy Operation"],"prefix":"10.1109","volume":"25","author":[{"given":"Tae Woo","family":"Oh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanwool","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyoman","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juhyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Younghwi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.203"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424366"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref15","first-page":"1","article-title":"Low-k interconnect stack with metal-insulator-metal capacitors for 22nm high volume manufacturing","author":"ingerly","year":"2012","journal-title":"Proc IEEE Int Interconnect Technol Conf (IITC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046070"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479067"},{"key":"ref18","first-page":"46","article-title":"A 0.7 V single-supply SRAM with $0.495~\\mu \\text{m}^{2}$ cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","author":"kushida","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705211"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166287"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2037211"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.849022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07747478.pdf?arnumber=7747478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:05Z","timestamp":1642003925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7747478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2623601","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}