{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:42Z","timestamp":1740133302234,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University within the Agency for Science, Technology and Research through the Silicon Technologies Centre of Excellence","doi-asserted-by":"publisher","award":["1123515003"],"award-info":[{"award-number":["1123515003"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University MPW Program by Global Foundry, Singapore"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2623659","type":"journal-article","created":{"date-parts":[[2016,12,21]],"date-time":"2016-12-21T21:26:17Z","timestamp":1482355577000},"page":"1023-1031","source":"Crossref","is-referenced-by-count":7,"title":["Yield Enhancement of Face-to-Face Cu\u2013Cu Bonding With Dual-Mode Transceivers in 3DICs"],"prefix":"10.1109","volume":"25","author":[{"given":"Myat-Thu-Linn","family":"Aung","sequence":"first","affiliation":[]},{"given":"Takefumi","family":"Yoshikawa","sequence":"additional","affiliation":[]},{"given":"Chuan-Seng","family":"Tan","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.3074503"},{"key":"ref12","first-page":"448","article-title":"Two 10Gb\/s\/pin low-power interconnect methods for 3D ICs","author":"gu","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/TED.2013.2248368","article-title":"Cu–Cu bond quality enhancement through the inclusion of a hermetic seal for 3-D IC","volume":"60","author":"lan","year":"2013","journal-title":"IEEE Trans Electron Devices"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/S0927-796X(98)00017-5","article-title":"Wafer direct bonding: Tailoring adhesion between brittle materials","volume":"25","author":"pl\u00f6\u00dfl","year":"1999","journal-title":"Mater Sci Eng R Rep"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1149\/1.1390894"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1149\/1.2426877"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s40544-013-0026-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.2811724"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"106002","DOI":"10.1088\/1674-4926\/36\/10\/106002","article-title":"A novel cleaner for colloidal silica abrasive removal in post-Cu CMP cleaning","volume":"36","author":"haiwen","year":"2015","journal-title":"J Semicond"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2335426"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","author":"garrou","year":"2008","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/22\/10\/105004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2516520"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1021\/cr900170z"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2188802"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2004.06.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521445"},{"article-title":"Jitter analysis: The dual-dirac model, RJ\/DJ, and Q-scale","year":"2004","author":"stephens","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332635"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234260"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373447"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905230"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07792695.pdf?arnumber=7792695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7792695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2623659","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}