{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:54Z","timestamp":1761648414596,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tvlsi.2016.2624990","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T19:12:46Z","timestamp":1483989166000},"page":"962-973","source":"Crossref","is-referenced-by-count":17,"title":["Energy-Efficient TCAM Search Engine Design Using Priority-Decision in Memory Technology"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1049-8490","authenticated-orcid":false,"given":"Hsiang-Jen","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Keng-Hao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yin-Chi","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Chien-Chen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ya-Han","family":"Tsao","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744836"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.95"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017903"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665178"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.974546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220501"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853719"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31494-0_36"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938130"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916624"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.13"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2119382"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1221","DOI":"10.1109\/TCSI.2008.2008512","article-title":"A high-speed rangematching TCAM for storage-efficient packet classification","volume":"56","author":"kim","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref8","first-page":"44","article-title":"A $3.14~\\mu $ m $^{2}~4$ T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"Proc VLSIC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.2006.320212"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2013.2256466"},{"key":"ref9","first-page":"1","article-title":"ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"2014","journal-title":"Proc VLSIC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2163205"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2013.2253119"},{"journal-title":"ClamA V anti-virus system","year":"2014","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465343"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7862316\/07811304.pdf?arnumber=7811304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:04Z","timestamp":1642003924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7811304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2624990","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}