{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:48:52Z","timestamp":1768070932860,"version":"3.49.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission through the Horizon-2020 Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"GREAT project"},{"name":"ANR\/DFG"},{"name":"MASTA project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2630315","type":"journal-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T19:30:10Z","timestamp":1482175810000},"page":"1421-1432","source":"Crossref","is-referenced-by-count":46,"title":["Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0516-7112","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/47\/40\/405003"},{"key":"ref38","first-page":"63","article-title":"Spintronics primitive gate with high error correction efficiency 6(perror)2 for logic-in memory architecture","author":"tsuji","year":"2012","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref33","author":"padhye","year":"2009","journal-title":"Freescale Wireless Low-Power Design and Verification With CPF"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.3058614"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.3063672"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2300836"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284367"},{"key":"ref35","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc ITC"},{"key":"ref34","first-page":"399","article-title":"Spin-MTJ based non-volatile flip-flop","author":"zhao","year":"2007","journal-title":"Proc NANO"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.2039"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2297397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1807"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035341"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/mi6081023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3611426"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.39"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.08HD02"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref3","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479128"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2496363"},{"key":"ref5","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc HPCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.3694270"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCDG.2012.6360000"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"ref22","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref21","first-page":"1431","article-title":"Impact of process-variations in STTRAM and adaptive boosting for robustness","author":"motaman","year":"2015","journal-title":"Proc DATE"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105334"},{"key":"ref24","first-page":"261","article-title":"Fault Tolerant Non-Volatile Spintronic Flip-Flop","author":"rajendra bishnoi","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2012.6222840"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.4908142"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2007.12.008"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07790858.pdf?arnumber=7790858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:11Z","timestamp":1642003991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7790858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2630315","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}