{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T06:55:07Z","timestamp":1760597707756,"version":"3.37.3"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100008798","name":"Ministry of Science, Research and Technology of Iran","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100008798","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004837","name":"Spanish MCINN project","doi-asserted-by":"publisher","award":["TIN2013-40968-P"],"award-info":[{"award-number":["TIN2013-40968-P"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2631724","type":"journal-article","created":{"date-parts":[[2016,12,9]],"date-time":"2016-12-09T22:10:03Z","timestamp":1481321403000},"page":"1408-1420","source":"Crossref","is-referenced-by-count":8,"title":["Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0227-2205","authenticated-orcid":false,"given":"Reza","family":"Ramezani","sequence":"first","affiliation":[]},{"given":"Yasser","family":"Sedaghat","sequence":"additional","affiliation":[]},{"given":"Juan Antonio","family":"Clemente","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"article-title":"Design and implementation of a reliable reconfigurable real-time operating system (R3TOS)","year":"2013","author":"iturbe","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015739"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2560037"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.18"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCKE.2014.6993336"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.7.11.2773-2780"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IWISA.2009.5072624"},{"key":"ref34","first-page":"519","article-title":"Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems","author":"redaelli","year":"2008","journal-title":"Proc Design Autom Test Eur"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.07.004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.149"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2138140"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.08.013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5418-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593146"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2003.237968"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/24.914546"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2014.140077"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662505"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132708"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2010.5619490"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2007.4342561"},{"journal-title":"Xilinx Programmable Products","year":"2016","key":"ref52"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2106799"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCKE.2013.6739552"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11767-014-4011-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145723"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239318"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"ref17","volume":"1","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-based FPGAs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2231881"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412105"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4375148"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050158"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2017.2667338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392619"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910871"},{"journal-title":"Xilinx UG191 Virtex-5 FPGA Configuration User Guide","year":"2012","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670334"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515755"},{"journal-title":"Reliability of Computer Systems and Networks Fault Tolerance Analysis and Design","year":"2003","author":"shooman","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2281144"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033381"},{"key":"ref42","first-page":"1","article-title":"Estimation of hardware task reliability on partially reconfigurable FPGAs","author":"ramezani","year":"2016","journal-title":"Proc Eur Conf Radiat Effects Compon Syst (RADECS)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/783673"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/23.659030"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07779146.pdf?arnumber=7779146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:10Z","timestamp":1642003990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7779146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":52,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2631724","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}