{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:42Z","timestamp":1740133302174,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST-104-2221-E-182-002"],"award-info":[{"award-number":["MOST-104-2221-E-182-002"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002836","name":"Chang-Gung University","doi-asserted-by":"crossref","award":["BMRP B88"],"award-info":[{"award-number":["BMRP B88"]}],"id":[{"id":"10.13039\/501100002836","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2636419","type":"journal-article","created":{"date-parts":[[2016,12,21]],"date-time":"2016-12-21T21:26:17Z","timestamp":1482355577000},"page":"1329-1341","source":"Crossref","is-referenced-by-count":3,"title":["Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8618-0978","authenticated-orcid":false,"given":"Yufeng","family":"Tong","sequence":"first","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yung-Cheng","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yanyan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Tai","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Haowen","family":"Luo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555793"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993670"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362476"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005774"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.11.727"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.08.005"},{"key":"ref16","first-page":"275","article-title":"Adapting instruction level parallelism for optimizing leakage in VLIW architectures","author":"kim","year":"2013","journal-title":"Proc LCTES"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278364"},{"key":"ref19","article-title":"Design and evaluation of fine-grained power-gating for embedded microprocessors","author":"kondo","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293702"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.52"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2632218"},{"key":"ref5","first-page":"375","article-title":"Register organization for media processing","author":"rixner","year":"2000","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"journal-title":"40nm Technology","year":"2011","key":"ref8"},{"journal-title":"Industry-standard benchmarks for embedded systems","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219084"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref20","first-page":"203","volume":"285","author":"patti","year":"2014","journal-title":"Merging Compilation and Microarchitectural Configuration Spaces for Performance\/Power Optimization in VLIW-Based Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2533397"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271794"},{"key":"ref24","first-page":"1","article-title":"A software-hardware hybrid steering mechanism for clustered microarchitectures","author":"cai","year":"2008","journal-title":"Proc IEEE Int Symp Parallel Distrib Process (IPDPS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662513"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.249"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.39"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07792741.pdf?arnumber=7792741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:12Z","timestamp":1642003992000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7792741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2636419","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}