{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:59Z","timestamp":1771703399440,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Research Program through the National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","award":["NRF-2016R1D1A1B03933605"],"award-info":[{"award-number":["NRF-2016R1D1A1B03933605"]}],"id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Industrial Strategic Technology Development Program funded by the Ministry of Trade, Industry & Energy, Korea","award":["10052653"],"award-info":[{"award-number":["10052653"]}]},{"DOI":"10.13039\/501100007107","name":"IDEC, KAIST","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007107","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2637918","type":"journal-article","created":{"date-parts":[[2016,12,29]],"date-time":"2016-12-29T19:23:32Z","timestamp":1483039412000},"page":"1193-1203","source":"Crossref","is-referenced-by-count":41,"title":["10T SRAM Using Half- $V_{\\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9654-8123","authenticated-orcid":false,"given":"Naeem","family":"Maroof","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1077-7038","authenticated-orcid":false,"given":"Bai-Sun","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0748-5_2"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/82.664253"},{"key":"ref33","first-page":"55","article-title":"Which is the best dual-port SRAM in 45-nm process technology?—8T, 10T single end, and 10T differential","author":"noguchi","year":"2008","journal-title":"Proc IEEE Int Conf Integrated Circuit Design Technology"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337958"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283819"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.497185"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895774"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770761"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360760"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366141"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291064"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TVLSI.2007.915499","article-title":"Characterization of a novel nine-transistor SRAM cell","volume":"16","author":"liu","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/JSSC.2015.2461592","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS technology with capacitive charge-sharing write assist circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520490"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1145\/1735970.1736044","article-title":"Conservation cores: Reducing the energy of mature computations","volume":"38","author":"venkatesh","year":"2010","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref6","author":"singh","year":"2012","journal-title":"Robust SRAM Designs and Analysis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063950"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8363-1","volume":"40","author":"pavlov","year":"2008","journal-title":"CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref7","author":"rahma","year":"2012","journal-title":"Nanometer Variation-Tolerant SRAM-Circuits and Statistical Design for Yield"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0079"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007151"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158089"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012511"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07801981.pdf?arnumber=7801981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:11Z","timestamp":1642003991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7801981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":39,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2637918","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}