{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:42Z","timestamp":1740133302764,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-007-125-MY3","MOST 103-2221-E-155-069","MOST 104-2220-E-155-001","NSC 100-2628-E-007-031-MY3","NSC 101-2221-E-155-077","NSC 101-2628-E-007-005","NSC 102-2221-E-007-140-MY3","NSC 102-2221-E-155-087"],"award-info":[{"award-number":["MOST 103-2221-E-007-125-MY3","MOST 103-2221-E-155-069","MOST 104-2220-E-155-001","NSC 100-2628-E-007-031-MY3","NSC 101-2221-E-155-077","NSC 101-2628-E-007-005","NSC 102-2221-E-007-140-MY3","NSC 102-2221-E-155-087"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2639533","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T19:12:46Z","timestamp":1483989166000},"page":"1477-1489","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays"],"prefix":"10.1109","volume":"25","author":[{"given":"Yun-Jui","family":"Li","sequence":"first","affiliation":[]},{"given":"Ching-Yi","family":"Huang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9870-8290","authenticated-orcid":false,"given":"Chia-Cheng","family":"Wu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3934-800X","authenticated-orcid":false,"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.784125"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058991"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2506780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2001.984596"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TC.1968.229394","article-title":"fault testing and diagnosis in combinational digital circuits","volume":"c 17","author":"kautz","year":"1968","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129954"},{"key":"ref16","first-page":"1","article-title":"Width minimization in the single-electron transistor array synthesis","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386331"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2395252"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.1061797"},{"key":"ref4","first-page":"1","article-title":"Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints","author":"chen","year":"2014","journal-title":"Proc Design Autom Test Eur"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114494"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S1386-9477(01)00193-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.595938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2898998"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1569994"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001328"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.121014"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07811262.pdf?arnumber=7811262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:11Z","timestamp":1642003991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7811262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2639533","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}