{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:42Z","timestamp":1740133302747,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003848","name":"Industrial Technology Research Institute","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003848","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["NSC 102-2221-E-009-177-MY3"],"award-info":[{"award-number":["NSC 102-2221-E-009-177-MY3"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tvlsi.2016.2642170","type":"journal-article","created":{"date-parts":[[2017,1,10]],"date-time":"2017-01-10T14:26:08Z","timestamp":1484058368000},"page":"3341-3354","source":"Crossref","is-referenced-by-count":1,"title":["ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4598-7123","authenticated-orcid":false,"given":"Po-Hao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chen","family":"Chien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shang-Jen","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan-Yu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rizal","family":"Tanjung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Sian","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-Wei","family":"Syu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tay-Jyi","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinn-Shyan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Cortex-M4—ARM Developer","year":"2016","key":"ref33"},{"journal-title":"VF6xx VF5xx VF3xx—Data Sheet (REV 8)","year":"2014","key":"ref32"},{"journal-title":"Advanced architectures and technologies for the development of wearable devices","year":"2014","author":"maidment","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122328"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"journal-title":"Cortex-A5 ARM’s Lowest Power Smallest Area Processor That Runs Windows CE Linux and Internet Applications","year":"2014","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840888"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.54"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref18","article-title":"Exploring CoreMark a benchmark maximizing simplicity and efficacy","author":"gal-on","year":"2012","journal-title":"Embedded microprocessor benchmark consortium"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.1998.0193"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.58"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757414"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PLANS.1998.670207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"ref8","first-page":"1","article-title":"A 28nm 256kb 6T-SRAM with 280mV improvement in VMIN using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"232","article-title":"A 14 nm FinFET 128 Mb SRAM with VMIN enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"article-title":"Efficiently running continuous monitoring applications on mobile devices using sensor hubs","year":"2013","author":"balasubramanian","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418029"},{"journal-title":"Advances in big little technology for power and energy savings","year":"2012","author":"jeff","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.41"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1926367.1926377"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15291-7_23"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.19"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"1998","author":"edler","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681495"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8118264\/07812737.pdf?arnumber=7812737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:48Z","timestamp":1641987708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7812737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":36,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2642170","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}