{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:41:23Z","timestamp":1761324083121,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CATRENE programme\u2019s Computing Fabric for High Performance Computing","award":["CA104"],"award-info":[{"award-number":["CA104"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tvlsi.2016.2642587","type":"journal-article","created":{"date-parts":[[2017,1,24]],"date-time":"2017-01-24T19:34:04Z","timestamp":1485286444000},"page":"1549-1562","source":"Crossref","is-referenced-by-count":9,"title":["Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0667-7552","authenticated-orcid":false,"given":"Sumeet S.","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Zjajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rene","family":"van Leuken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783639"},{"key":"ref33","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306587"},{"key":"ref30","first-page":"838","article-title":"Exploring ‘temperature-aware’ design in low-power MPSoCs","author":"paci","year":"2006","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852438"},{"journal-title":"Soclib An Open Platform for Virtual Prototyping of Multi-Processors System on Chip","year":"2014","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785553"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref13","first-page":"1","article-title":"A 5.8 pJ\/Op 115 billion ops\/sec, to 1.78 trillion ops\/sec 32nm 1000-processor array","author":"bohnenstiehl","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2011.5941443"},{"article-title":"MPI: A message-passing interface standard","year":"1994","author":"forum","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.156"},{"key":"ref17","article-title":"QoS-ocMPI: QoS-aware on-chip message passing library for NoC","author":"joven","year":"2010","journal-title":"Proc Workshop Program Models Emerg Archit"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/325096.325162","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","volume":"18","author":"jouppi","year":"1990","journal-title":"SIGARCH Comput Archit News"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.589235"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280667"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2273003"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.233"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985921"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429538"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.168"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2321005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126533"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796503"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2014.81"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/356989.357000","article-title":"Hoard: A scalable memory allocator for multithreaded applications","volume":"35","author":"berger","year":"2000","journal-title":"ACM SIGPLAN Notices"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380435"},{"journal-title":"The Livermore Fortran Kernels A Computer Test Of The Numerical Performance Range","year":"1986","author":"mahon","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433220"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.08.006"},{"key":"ref23","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"2006","journal-title":"Proc 39th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.32"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736036"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.39"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639379"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7882729\/07831486.pdf?arnumber=7831486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:11Z","timestamp":1642003991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7831486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2642587","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}