{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:25:58Z","timestamp":1780050358128,"version":"3.53.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSF of China","doi-asserted-by":"publisher","award":["61170083"],"award-info":[{"award-number":["61170083"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013286","name":"Specialized Research Fund for the Doctoral Program of Higher Education","doi-asserted-by":"crossref","award":["20114307110001"],"award-info":[{"award-number":["20114307110001"]}],"id":[{"id":"10.13039\/501100013286","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tvlsi.2016.2645841","type":"journal-article","created":{"date-parts":[[2017,1,16]],"date-time":"2017-01-16T22:16:51Z","timestamp":1484605011000},"page":"1714-1724","source":"Crossref","is-referenced-by-count":9,"title":["Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3408-7170","authenticated-orcid":false,"given":"Cang","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chuan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7954-4531","authenticated-orcid":false,"given":"Luechao","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3488"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2479055"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2123770"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2402936"},{"key":"ref35","article-title":"Elementary functions","author":"m\u00fcller","year":"2006","journal-title":"Algorithms and Implementation"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.01.008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.403715"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/78.622959"},{"key":"ref12","first-page":"932","article-title":"A low complexity complex QR factorization design for signal detection in MIMO OFDM systems","author":"hwang","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117678"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2342657"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.177"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1387","DOI":"10.1109\/TVT.2007.909251","article-title":"Analysis and architecture design of a downlink M-modification MC-CDMA system using the Tomlinson–Harashima precoding technique","volume":"57","author":"lin","year":"2008","journal-title":"IEEE Trans Veh Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118029"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0349"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.10.002"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366812"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2015.7417823"},{"key":"ref27","first-page":"2980","article-title":"Multi-mode sorted QR decomposition for $4\\times 4$ and $8\\times 8$ single-user\/multi-user MIMO precoding","author":"chen","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2014.040914.121984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TW.2013.103113.121600"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043017"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"2425","DOI":"10.1109\/TCSI.2009.2015725","article-title":"Architecture and FPGA design of dichotomous coordinate descent algorithms","volume":"56","author":"liu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2047744"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2015.2514281"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019331"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6736752"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.62"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597670"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470443"},{"key":"ref24","first-page":"392","article-title":"Matrix computations","volume":"47","author":"golub","year":"1986","journal-title":"Math Gazette"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2546908"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2297713"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361906"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7909068\/07817895.pdf?arnumber=7817895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:35Z","timestamp":1641987575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7817895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2645841","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}