{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T16:13:49Z","timestamp":1780762429729,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IMEC's (sub-)10nm CMOS Industrial Affiliation Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tvlsi.2017.2647853","type":"journal-article","created":{"date-parts":[[2017,1,19]],"date-time":"2017-01-19T21:12:17Z","timestamp":1484860337000},"page":"1669-1680","source":"Crossref","is-referenced-by-count":55,"title":["Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond"],"prefix":"10.1109","volume":"25","author":[{"given":"Trong","family":"Huynh-Bao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zsolt","family":"Tokei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdelkarim","family":"Mercha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aaron Voon-Yew","family":"Thean","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"978102","DOI":"10.1117\/12.2218361","article-title":"Toward the 5nm technology: Layout optimization and performance benchmark for logic\/SRAMs using lateral and vertical GAA FETs","volume":"9781","author":"huynh-bao","year":"2016","journal-title":"Proc SPIE"},{"key":"ref38","first-page":"102","article-title":"Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies","author":"huynh-bao","year":"2014","journal-title":"Proc Euro Solid-State Device Res Conf (ESSDERC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref32","first-page":"214","article-title":"Enhancing SRAM performance by advanced FinFET device and circuit technology collaboration for 14nm node and beyond","volume":"5","author":"endo","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556187"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157162"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1117\/12.714278"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1117\/12.882843"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1117\/12.436866"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1117\/12.656187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0951-8320(96)00002-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/S0305004100019952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1080\/00018735200101151"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.1.1382"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1652680"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813345"},{"key":"ref17","year":"2015","journal-title":"Synopsys Raphael TCAD Data Sheet"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894379"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2295715"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831863"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2013.6615593"},{"key":"ref29","first-page":"15","article-title":"Channel doping impact on FinFETs for 22nm and beyond","author":"lin","year":"2012","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2315572"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.899553"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855954"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/1.3023077"},{"key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397324"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1109\/16.661219","article-title":"a stochastic wire-length distribution for gigascale integration (gsi). i. derivation and validation","volume":"45","author":"davis","year":"1998","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref23","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7909068\/07827016.pdf?arnumber=7827016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:22Z","timestamp":1642004062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7827016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2647853","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}