{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:02:20Z","timestamp":1767772940759,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF-CNS","award":["1218183"],"award-info":[{"award-number":["1218183"]}]},{"name":"NSF-CCF","award":["1449653"],"award-info":[{"award-number":["1449653"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tvlsi.2017.2651647","type":"journal-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T19:08:46Z","timestamp":1485803326000},"page":"1611-1621","source":"Crossref","is-referenced-by-count":13,"title":["A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0028-6059","authenticated-orcid":false,"given":"Manqing","family":"Mao","sequence":"first","affiliation":[]},{"given":"Pai-Yu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2157454"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2321833"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2011.5872232"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b03078"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2241064"},{"key":"ref35","first-page":"20.3.1","article-title":"Understanding of the endurance failure in scaled HfO2-based 1T1R RRAM through vacancy mobility degradation","author":"chen","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2251857"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref11","first-page":"1","article-title":"Selector design considerations and requirements for 1 SIR RRAM crossbar array","author":"zhang","year":"2014","journal-title":"Proc IEEE Int Memory Workshop (IMW)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439958"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150280"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691092"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2210856"},{"key":"ref19","first-page":"6.7.1","article-title":"3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector","author":"jo","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357125"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref3","first-page":"434","article-title":"A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"210","article-title":"A 130.7-mm2 2-Layer 32-Gb ReRAM memory device in 24-nm technology","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"ref5","first-page":"338","article-title":"A 16Gb ReRAM with 200MB\/s write and 1GB\/s read in 27nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"1","author":"yu","year":"2016","journal-title":"Resistive Random Access Memory (RRAM) From Devices to Array Architectures"},{"key":"ref7","first-page":"1","article-title":"Full chip integration of 3-D cross-point ReRAM with leakage-compensating write driver and disturbance-aware sense amplifier","author":"lee","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref2","first-page":"200","article-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547745"},{"journal-title":"PTM 22nm LP Model V2 1","year":"2008","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"journal-title":"MATLAB 8 3 R2014a","year":"2014","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7909068\/7836343-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7909068\/07836343.pdf?arnumber=7836343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:32Z","timestamp":1649443712000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7836343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2651647","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}