{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:44:26Z","timestamp":1751093066971,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology, China","doi-asserted-by":"publisher","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["15ZR1402700"],"award-info":[{"award-number":["15ZR1402700"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003347","name":"State Key Laboratory of ASIC and System, Fudan University","doi-asserted-by":"publisher","award":["2015ZD005","2015KF009"],"award-info":[{"award-number":["2015ZD005","2015KF009"]}],"id":[{"id":"10.13039\/501100003347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tvlsi.2017.2652482","type":"journal-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T20:45:29Z","timestamp":1486500329000},"page":"1681-1693","source":"Crossref","is-referenced-by-count":5,"title":["Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6653-1010","authenticated-orcid":false,"given":"Tao-Tao","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Jian-Yi","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Xiao-Yan","family":"Xiang","sequence":"additional","affiliation":[]},{"given":"Xiao-Lang","family":"Yan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457058"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2366918"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCE.2008.4580723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449512"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347593"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"ref18","first-page":"381","article-title":"Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment","author":"constantin","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146755"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038720"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783090"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433922"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169328"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271936"},{"key":"ref9","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","first-page":"402","article-title":"Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance","author":"bowman","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691097"},{"key":"ref21","first-page":"199","article-title":"A pipeline architecture with 1-cycle timing error correction for low voltage operations","author":"shin","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190674"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770787"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.070"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7909068\/07840074.pdf?arnumber=7840074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:22Z","timestamp":1642004062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7840074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2652482","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}