{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T15:30:08Z","timestamp":1775662208233,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tvlsi.2017.2654298","type":"journal-article","created":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T19:13:55Z","timestamp":1485976435000},"page":"2688-2699","source":"Crossref","is-referenced-by-count":201,"title":["VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3274-2394","authenticated-orcid":false,"given":"Arash","family":"Ardakani","sequence":"first","affiliation":[]},{"given":"Francois","family":"Leduc-Primeau","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4855-7081","authenticated-orcid":false,"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272262"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1992.242756"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/cp:19950525"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164044"},{"key":"ref36","author":"leduc-primeau","year":"2015","journal-title":"Modeling and energy optimization of LDPC decoder circuits with timing violations"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2073481"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272516"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref12","first-page":"880","article-title":"A hardware implementation of a radial basis function neural network using stochastic logic","author":"ji","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2016.2552513"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169328"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081391"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2247429"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596805"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245709"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2006.18.7.1527"},{"key":"ref27","author":"lecun","year":"2010","journal-title":"The MNIST Database of Handwritten Digits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TASL.2011.2134090"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3413.001.0001","author":"arbib","year":"2002","journal-title":"The Handbook of Brain Theory and Neural Networks"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2014.271"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.1127647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2013.22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.120"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062935"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2539125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2016.7593108"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1993.298642"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.75"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378656"},{"key":"ref26","first-page":"2215","article-title":"An ultra-fast parallel architecture using sequential circuits computing on random bits","author":"cai","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2413754"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8049574\/07839313.pdf?arnumber=7839313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:40Z","timestamp":1642004620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7839313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2654298","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}