{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:26:21Z","timestamp":1774967181403,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002729","name":"Anhui University Doctor Startup Fund","doi-asserted-by":"publisher","award":["J01003217"],"award-info":[{"award-number":["J01003217"]}],"id":[{"id":"10.13039\/501100002729","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604001"],"award-info":[{"award-number":["61604001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574052"],"award-info":[{"award-number":["61574052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61371025"],"award-info":[{"award-number":["61371025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274036"],"award-info":[{"award-number":["61274036"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tvlsi.2017.2655079","type":"journal-article","created":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T21:36:24Z","timestamp":1487021784000},"page":"1978-1982","source":"Crossref","is-referenced-by-count":109,"title":["Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0024-987X","authenticated-orcid":false,"given":"Aibin","family":"Yan","sequence":"first","affiliation":[]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5160-0933","authenticated-orcid":false,"given":"Maoxiang","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Xiumin","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yiming","family":"Ouyang","sequence":"additional","affiliation":[]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.1171"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5533-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150286"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5551-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299587"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2284604"},{"key":"ref2","first-page":"1","article-title":"Robust soft error tolerant CMOS latch configurations","volume":"1","author":"anjan","year":"2015","journal-title":"IEEE Trans Comput"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047954"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.3020"},{"key":"ref21","year":"2016","journal-title":"Predictive Technology Model for Spice"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7932577\/07851085.pdf?arnumber=7851085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:08Z","timestamp":1642004108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7851085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2655079","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}