{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:44Z","timestamp":1740133304913,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Freescale and Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2014-TJ-2528"],"award-info":[{"award-number":["2014-TJ-2528"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tvlsi.2017.2657604","type":"journal-article","created":{"date-parts":[[2017,2,23]],"date-time":"2017-02-23T23:29:06Z","timestamp":1487892546000},"page":"1881-1894","source":"Crossref","is-referenced-by-count":9,"title":["Managing Trace Summaries to Minimize Stalls During Postsilicon Validation"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7110-5668","authenticated-orcid":false,"given":"Sandeep","family":"Chandran","sequence":"first","affiliation":[]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1657-8523","authenticated-orcid":false,"given":"Smruti R.","family":"Sarangi","sequence":"additional","affiliation":[]},{"given":"Ayan","family":"Bhattacharyya","sequence":"additional","affiliation":[]},{"given":"Deepak","family":"Chauhan","sequence":"additional","affiliation":[]},{"given":"Sharad","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105414"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429506"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/TCAD.2012.2232350","article-title":"On multiplexed signal tracing for post-silicon validation","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492720"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413157"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059109"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.107"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref4","first-page":"1","article-title":"Can’t see the forest for the trees: State restoration’s limitations in post-silicon trace signal selection","author":"ma","year":"2015","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419883"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.192"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392804"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334892"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024856"},{"journal-title":"Leon3 Processor","year":"2017","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.123"},{"year":"2012","key":"ref21","first-page":"1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319966"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403475"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378676"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7932577\/07862880.pdf?arnumber=7862880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:08Z","timestamp":1642004108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7862880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2657604","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}