{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T23:13:53Z","timestamp":1784330033208,"version":"3.55.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["200021-144418"],"award-info":[{"award-number":["200021-144418"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tvlsi.2017.2657799","type":"journal-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T19:36:21Z","timestamp":1486755381000},"page":"1694-1702","source":"Crossref","is-referenced-by-count":93,"title":["Design and Applications of Approximate Circuits by Gate-Level Pruning"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1483-3591","authenticated-orcid":false,"given":"Jeremy","family":"Schlachter","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vincent","family":"Camus","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishna V.","family":"Palem","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Enz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref14","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168566"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref17","first-page":"127:1","article-title":"A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision","author":"camus","year":"2016","journal-title":"Proc 53rd ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24154-3_21"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3307"},{"key":"ref3","first-page":"535","article-title":"A probabilistic CMOS switch and its realization by exploiting noise","author":"cheemalavagu","year":"2005","journal-title":"Proc IFIP Int Conf VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043592"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref1","article-title":"The Internet of Things: Making sense of the next mega-trend","author":"jankowski","year":"2014","journal-title":"Goldman Sachs"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763130"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.41"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168598"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025279"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598342"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.954513"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-015-0492-8"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7909068\/07850945.pdf?arnumber=7850945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:22Z","timestamp":1642004062000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7850945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2657799","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}