{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T16:59:31Z","timestamp":1778345971450,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tvlsi.2017.2658564","type":"journal-article","created":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T21:36:24Z","timestamp":1487021784000},"page":"1866-1880","source":"Crossref","is-referenced-by-count":8,"title":["Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7987-6456","authenticated-orcid":false,"given":"Pouya","family":"Taatizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2015.7125322"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MESS.2014.7010247"},{"key":"ref33","author":"cohen","year":"2003","journal-title":"Using PSL\/Sugar With Verilog and VHDL Guide to Property Specification Language for ABV"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065786"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357083"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"ref34","author":"vijayaraghavan","year":"2005","journal-title":"A Practical Guide for SystemVerilog Assertions"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391675"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319966"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837279"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref15","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380272"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00533-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref28","author":"foster","year":"2004","journal-title":"Assertion-Based Design"},{"key":"ref4","author":"wile","year":"2005","journal-title":"Comprehensive Functional Verification The Complete Industry Cycle"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-03077-7_12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.936381"},{"key":"ref29","first-page":"545","article-title":"Automatic generation of complex properties for hardware designs","author":"rogin","year":"2008","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref2","author":"shimpi","year":"2016","journal-title":"The Source of Intel's Cougar Point SATA Bug"},{"key":"ref9","first-page":"25","article-title":"SAT-based semiformal verification of hardware","author":"agbaria","year":"2010","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref46","year":"2015","journal-title":"Altera Corporation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0342"},{"key":"ref45","first-page":"1","year":"2013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref21","first-page":"90","article-title":"A case study of time-multiplexed assertion checking for post-silicon debugging","author":"gao","year":"2010","journal-title":"Proc IEEE Int High Level Design Validation Test Workshop (HLDVT)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844544"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.790625"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2538087"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2012.6418252"},{"key":"ref43","first-page":"1","article-title":"Mining-guided state justification with partitioned navigation tracks","author":"parikh","year":"2007","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722202"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7932577\/07851081.pdf?arnumber=7851081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:08Z","timestamp":1642004108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7851081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":46,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2658564","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}