{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:58:10Z","timestamp":1767772690552,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tvlsi.2017.2667714","type":"journal-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:32:04Z","timestamp":1488915124000},"page":"2144-2152","source":"Crossref","is-referenced-by-count":23,"title":["Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications"],"prefix":"10.1109","volume":"25","author":[{"given":"Dina M.","family":"Ellaithy","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9890-4651","authenticated-orcid":false,"given":"Magdy A.","family":"El-Moursy","sequence":"additional","affiliation":[]},{"given":"Ghada H.","family":"Ibrahim","sequence":"additional","affiliation":[]},{"given":"Amal","family":"Zaki","sequence":"additional","affiliation":[]},{"given":"Abdelhalim","family":"Zekry","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016698"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2015.15.1.145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360839"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244940"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228517"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035270"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783555"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164159"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2012.6419083"},{"key":"ref4","first-page":"203","article-title":"Fixed-point multiplication and division in the logarithmic number system: A way to low-power design","volume":"43","author":"buli?","year":"2013","journal-title":"J Microelectron Electron Compon Mater"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320921"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930124"},{"key":"ref8","first-page":"376","article-title":"A 28.5 mW 2.8 GFLOPS floating-point multifunction unit for handheld 3D graphics processors","author":"nam","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref7","first-page":"95","article-title":"A 210 MHz 15 mW unified vector and transcendental function unit for handheld 3-D graphics systems","author":"nam","year":"2006","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882887"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2005.1561925"},{"key":"ref20","first-page":"95","article-title":"Lower-error antilogarithmic converters using binary error searching schemes","volume":"3","author":"kuo","year":"2013","journal-title":"International Journal of Innovative Technology and Exploring Engineering"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810695"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2327306"},{"key":"ref24","first-page":"388","article-title":"A fast, low-power logarithm approximation with CMOS VLSI implementation","volume":"1","author":"sangregory","year":"1999","journal-title":"Proc IEEE Circuits Syst Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/iccsp.2013.6577159"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002431"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222813"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7956364\/07873338.pdf?arnumber=7873338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:59Z","timestamp":1642006799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7873338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":26,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2667714","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}