{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:31:37Z","timestamp":1767706297574,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation through Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["ICSS Task 2293"],"award-info":[{"award-number":["ICSS Task 2293"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tvlsi.2017.2670508","type":"journal-article","created":{"date-parts":[[2017,3,2]],"date-time":"2017-03-02T19:35:54Z","timestamp":1488483354000},"page":"2109-2117","source":"Crossref","is-referenced-by-count":10,"title":["Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1059-2823","authenticated-orcid":false,"given":"Moongon","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taigon","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yarui","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135435"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"journal-title":"OpenSPARC T2","year":"2013","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7956364\/07869396.pdf?arnumber=7869396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:59Z","timestamp":1642006799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7869396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2670508","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}