{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:44:30Z","timestamp":1751093070765,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People\u2019s Republic of China","doi-asserted-by":"publisher","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["2015ZD005"],"award-info":[{"award-number":["2015ZD005"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003347","name":"State Key Laboratory of ASIC and System, Fudan University","doi-asserted-by":"publisher","award":["15ZR1402700","2015KF009"],"award-info":[{"award-number":["15ZR1402700","2015KF009"]}],"id":[{"id":"10.13039\/501100003347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tvlsi.2017.2676026","type":"journal-article","created":{"date-parts":[[2017,3,28]],"date-time":"2017-03-28T19:55:46Z","timestamp":1490730946000},"page":"1993-2006","source":"Crossref","is-referenced-by-count":6,"title":["A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1364-342X","authenticated-orcid":false,"given":"Sheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Yan","family":"Xiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Yi","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Complex Instruction Set Computing","year":"2017","key":"ref33"},{"journal-title":"X86 IA-32 Instruction Listings","year":"2017","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_17"},{"journal-title":"The MIPS32? Instruction Set","year":"2017","key":"ref30"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2011","author":"hennessy","key":"ref35"},{"journal-title":"ARM processors","year":"2017","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"journal-title":"Sky Corporation","year":"2017","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250703"},{"journal-title":"ARM and Thumb-2 Instruction Set","year":"2017","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.37"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.190"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169143"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref1","first-page":"1","article-title":"0.5V 54\n$\\mu$\nW ultra-low-power recognition processor with 93.5% accuracy geometric vocabulary tree and 47.5% database compression","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2389038"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296193"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409118"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268272"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2366918"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7956364\/07888586.pdf?arnumber=7888586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:59Z","timestamp":1642006799000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7888586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2676026","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}