{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T11:28:07Z","timestamp":1751282887109,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61674094"],"award-info":[{"award-number":["61674094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1527506"],"award-info":[{"award-number":["CCF-1527506"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Grants Council of Hong Kong Special Administrative Region China","award":["11278316"],"award-info":[{"award-number":["11278316"]}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tvlsi.2017.2680464","type":"journal-article","created":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T03:13:18Z","timestamp":1490929998000},"page":"2153-2163","source":"Crossref","is-referenced-by-count":8,"title":["CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline\/Online Checkpointing Optimization"],"prefix":"10.1109","volume":"25","author":[{"given":"Zhe","family":"Yuan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jinyang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref32","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deepsub-micron FPGAs"},{"key":"ref31","first-page":"569","article-title":"CP-FPGA: Computation data-aware software\/hardware co-design for nonvolatile FPGAs based on checkpointing techniques","author":"yuan","year":"2016","journal-title":"Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293947"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645556"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref19","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"Proc IEEE\/IFIP Int Conf VLSI and System-on-Chip (VLSI SoC)"},{"key":"ref28","first-page":"1","article-title":"Accurate power analysis for near-vt RRAM-based FPGA","author":"tang","year":"2015","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294694"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1112"},{"journal-title":"Lattice Semiconductor","year":"2017","key":"ref3"},{"key":"ref6","first-page":"434","article-title":"A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time","author":"chang","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref29","first-page":"172c","article-title":"Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure","author":"suzuki","year":"2015","journal-title":"Proc Symp VLSI Technol (VLSI-Technol )"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/srep00744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2663351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550442"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2474706"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417918"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176703"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412116"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534918"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2006872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757531"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439244"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7956364\/7889029-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7956364\/07889029.pdf?arnumber=7889029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:35Z","timestamp":1649443715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7889029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2680464","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}