{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:49:08Z","timestamp":1780674548639,"version":"3.54.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Defence Research and Development Organization Government of India","award":["ERIP\/ER\/RIC\/2015-6\/10\/M01"],"award-info":[{"award-number":["ERIP\/ER\/RIC\/2015-6\/10\/M01"]}]},{"name":"Ministry of Electronics and Information Technology Government of India through the Visvesvaraya Ph.D. Fellowship"},{"name":"Department of Electrical Engineering and Electronics University of Liverpool Liverpool L69 3BX U.K."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tvlsi.2017.2681703","type":"journal-article","created":{"date-parts":[[2017,3,28]],"date-time":"2017-03-28T19:55:46Z","timestamp":1490730946000},"page":"2071-2080","source":"Crossref","is-referenced-by-count":28,"title":["A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs"],"prefix":"10.1109","volume":"25","author":[{"given":"Raviteja P.","family":"Reddy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5636-0676","authenticated-orcid":false,"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2471098"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770714"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024872"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2385759"},{"key":"ref37","first-page":"1","article-title":"Co-optimization of fault tolerance, wirelength and temperature mitigation in TSV-based 3D ICs","author":"zhao","year":"2016","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2162065"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2295812"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2338862"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488824"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2343156"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654255"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1031","DOI":"10.1145\/2228360.2228546","article-title":"Small delay testing for TSVs in 3-D ICs","author":"huang","year":"2012","journal-title":"Proc 49th Annu Design Autom Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref18","year":"2015","journal-title":"High Speed TDMA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2164915"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024876"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702655"},{"key":"ref27","year":"2016","journal-title":"IWLS 2005 Benchmark Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898700"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2306951"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702657"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7618-5_7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519312"},{"key":"ref21","first-page":"149","article-title":"Design and feasibility of multi-Gb\/s quasi-serial vertical interconnects based on TSVs for 3D ICs","author":"sun","year":"2010","journal-title":"Proc 18th IEEE\/IFIP Int Conf VLSI Syst -Chip"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref23","author":"haykin","year":"2008","journal-title":"Communication Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239319"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2289964"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7956364\/07888600.pdf?arnumber=7888600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:59Z","timestamp":1642006799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7888600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":37,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2681703","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}