{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:26:38Z","timestamp":1773840398733,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006602","name":"U.S. Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-16-2-0120"],"award-info":[{"award-number":["FA8750-16-2-0120"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"U.S. Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-15-1-0052"],"award-info":[{"award-number":["FA8750-15-1-0052"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tvlsi.2017.2683260","type":"journal-article","created":{"date-parts":[[2017,4,26]],"date-time":"2017-04-26T18:14:51Z","timestamp":1493230491000},"page":"2193-2205","source":"Crossref","is-referenced-by-count":39,"title":["Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors"],"prefix":"10.1109","volume":"25","author":[{"given":"Chenyuan","family":"Zhao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1354-0204","authenticated-orcid":false,"given":"Yang","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Jialing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Lingjia","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398336"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2173089"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2738040"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1016\/j.micpro.2016.03.009","article-title":"FPGA based spike-time dependent encoder and reservoir design in neuromorphic computing processors","volume":"46","author":"yi","year":"2016","journal-title":"Microprocess Microsyst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1201\/9781420036503"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314390"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCYB.2013.2273174"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0361-9230(99)00161-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CISDA.2015.7208631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0006-3495(61)86902-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008916026143"},{"key":"ref17","article-title":"Spiking neuron networks: A survey","author":"paugam-moisy","year":"2006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.1002294"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753356"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.82"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1016\/j.tins.2009.12.001","article-title":"Sensory neural codes using multiplexed temporal scales","volume":"33","author":"stefano","year":"2010","journal-title":"Trends Neurosci"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2601069"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CISDA.2015.7208638"},{"key":"ref29","first-page":"1","article-title":"Making neural encoding robust and energy efficient: An advanced analog temporal encoder for brain-inspired computing systems","author":"zhao","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727329"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2967446.2967447"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1964","DOI":"10.1523\/JNEUROSCI.20-05-01964.2000","article-title":"Interspike intervals, receptive fields, and information encoding in primary visual cortex","volume":"20","author":"reich","year":"2000","journal-title":"J Neurosci"},{"key":"ref2","first-page":"66","article-title":"Realistic modeling of neurons and networks: Towards brain simulation","volume":"28","author":"d\u2019angelo","year":"2013","journal-title":"Funct Neurol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.5435-11.2012"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479186"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2607164"},{"key":"ref21","first-page":"167","article-title":"Neuromorphic systems: Past, present and future","author":"smith","year":"2010","journal-title":"Brain Inspired Cognitive Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252600"},{"key":"ref23","first-page":"31","article-title":"Hardware implementation of artificial neural networks","volume":"3","author":"ramanaiah","year":"2014","journal-title":"I-Manager’s J Embedded Syst"},{"key":"ref26","article-title":"Predicting the computational performance of neural circuits modeled with simple digital neurons","author":"eyal","year":"2015"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2048772"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7990278\/07912363.pdf?arnumber=7912363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:14Z","timestamp":1642003394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7912363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2683260","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}