{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:47Z","timestamp":1771703387112,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tvlsi.2017.2691409","type":"journal-article","created":{"date-parts":[[2017,5,12]],"date-time":"2017-05-12T21:37:13Z","timestamp":1494625033000},"page":"2307-2320","source":"Crossref","is-referenced-by-count":5,"title":["Leveraging Unused Resources for Energy Optimization of FPGA Interconnect"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0509","authenticated-orcid":false,"given":"Safeen","family":"Huda","sequence":"first","affiliation":[]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882482"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120987"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref14","first-page":"159","article-title":"The Stratix 10 highly pipelined FPGA architecture","author":"lewis","year":"2016","journal-title":"Proc ACM FPGA"},{"key":"ref15","first-page":"379","article-title":"45 nm high-k + metal gate strain-enhanced CMOS transistors","author":"auth","year":"2008","journal-title":"Proc IEEE CICC"},{"key":"ref16","article-title":"Structure for reducing leakage current in submicron IC devices","author":"kaviani","year":"2005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref18","first-page":"373","article-title":"Simultaneous wire sizing and wire spacing in post-layout performance optimization","author":"he","year":"1998","journal-title":"Proc ASP-DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692589"},{"key":"ref28","first-page":"1","article-title":"8.3 A 10.5\n$\\mu$\nA\/MHz at 16 MHz single-cycle non-volatile memory access microcontroller with full state retention at 108 nA in a 90 nm process","author":"singhal","year":"2015","journal-title":"Proc IEEE ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.711315"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref8","year":"2013","journal-title":"ITRS ITRS Report"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref2","author":"wegner","year":"2016","journal-title":"Apple iPhone 7 Teardown"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554788"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777267"},{"key":"ref22","first-page":"33","article-title":"Active leakage power optimization for FPGAs","author":"anderson","year":"2014","journal-title":"Proc ACM ISFPGA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1119\/1.19508"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645509"},{"key":"ref25","article-title":"Architecture and algorithms for field-programmable gate arrays with embedded memory","author":"wilton","year":"1997"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7990278\/07924217.pdf?arnumber=7924217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:14Z","timestamp":1642003394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7924217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":28,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2691409","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}