{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:47Z","timestamp":1740133307636,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2699644","type":"journal-article","created":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T18:10:10Z","timestamp":1496686210000},"page":"2538-2551","source":"Crossref","is-referenced-by-count":13,"title":["Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8887-6645","authenticated-orcid":false,"given":"Divya","family":"Pathak","sequence":"first","affiliation":[]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1795","authenticated-orcid":false,"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TPEL.2012.2230408"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1016\/j.vlsi.2014.06.003"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICCD.2015.7357168"},{"key":"ref13","first-page":"819","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"Proc Int Conf Resource Manage Perform Eval Enterprise Comput Syst"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1098\/rsta.1894.0003"},{"year":"1988","author":"gellings","journal-title":"Demand-side management","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/RTCSA.2014.6910506"},{"key":"ref18","first-page":"198","article-title":"28 nm high-K metal gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor","author":"shin","year":"2013","journal-title":"Proc IEEE Int SoC Design Conf"},{"year":"2012","author":"salman","journal-title":"High Performance Integrated Circuits","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2627369.2627637"},{"year":"0","journal-title":"DC to DC Converter Parallel Operation Using Droop Compensation of TPS5210","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.2014.7001380"},{"key":"ref6","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation Intel core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Appl Power Electron Conf Expo"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2014.52"},{"key":"ref8","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.2015.2396998"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2902961.2903030"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.2015.2389827"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCAS.2016.7527464"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2014.2358553"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCAD.2007.890837"},{"year":"0","journal-title":"WEBENCH Design Center","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1038\/nnano.2012.40"},{"year":"2007","author":"cranford","article-title":"Power network reconfiguration using MEM switches","key":"ref23"},{"year":"0","journal-title":"IBM Power Grid Benchmarks","key":"ref26"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/2429384.2429523"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07938724.pdf?arnumber=7938724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7938724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2699644","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}