{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,2]],"date-time":"2026-03-02T10:58:55Z","timestamp":1772449135506,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2703141","type":"journal-article","created":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T21:10:37Z","timestamp":1495487437000},"page":"2552-2560","source":"Crossref","is-referenced-by-count":65,"title":["All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2158-1847","authenticated-orcid":false,"given":"Shuai","family":"Chen","sequence":"first","affiliation":[]},{"given":"Luke","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Rosanah","family":"Murugesu","sequence":"additional","affiliation":[]},{"given":"Dustin","family":"Dunwell","sequence":"additional","affiliation":[]},{"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"207","article-title":"Time interleaved C-2C SAR ADC with background timing skew calibration in 65 nm CMOS","author":"wang","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref11","article-title":"Timing skew calibration for time interleaved analog to digital converters","author":"wang","year":"2014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821302"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.832781"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896801"},{"key":"ref17","first-page":"386","article-title":"A 1.62gs\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS","author":"dortz","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2249176"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483423"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6933982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2372033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2327333"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2229305"},{"key":"ref2","article-title":"The world of time-interleaved ADCs","author":"el-chammas","year":"2012","journal-title":"Proc Tutorial IEEE Int NEW Circuits Syst Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338383"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008477"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418110"},{"key":"ref21","year":"2016","journal-title":"12-Bit Dual 1 6\/1 8 GSPS or Single 3 2\/3 6 GSPS ADC12D1800 Reference Board"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07932534.pdf?arnumber=7932534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7932534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2703141","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}