{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:27Z","timestamp":1781886627567,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2704104","type":"journal-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T18:25:17Z","timestamp":1497378317000},"page":"2602-2615","source":"Crossref","is-referenced-by-count":9,"title":["Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2147-7751","authenticated-orcid":false,"given":"Miao","family":"He","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo K.","family":"Contreras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dat","family":"Tran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"LeRoy","family":"Winemberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","year":"2014","journal-title":"DFT Compiler DFTMAX and DFTMAX Ultra User Guide Version J"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.181"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260953"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355747"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477314"},{"key":"ref36","author":"bushnell","year":"2000","journal-title":"Essentials of Electronics Testing"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805649"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643983"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556959"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527991"},{"key":"ref12","first-page":"479","article-title":"Hardware efficient LBIST with complementary weights","author":"lai","year":"2005","journal-title":"Proc Int Conf Comput Design"},{"key":"ref13","first-page":"120","article-title":"Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift register","author":"hellebrand","year":"1992","journal-title":"Proc Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref15","first-page":"237","article-title":"LFSR-coded test patterns for scan designs","author":"koenemann","year":"1991","journal-title":"Proc Eur Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref19","first-page":"73","article-title":"Test point placement to simplify fault detection","author":"hayes","year":"1973","journal-title":"Proc Int Fault-Tolerant Comput Symp"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268981"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315151"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470660"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085415"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82307"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.189"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923409"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470595"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519709"},{"key":"ref1","first-page":"200","article-title":"Self-testing of multiple chip module","author":"bardel","year":"1982","journal-title":"Proc Int Test Conf"},{"key":"ref20","first-page":"274","article-title":"Random pattern testability by fast fault simulation","author":"briers","year":"1986","journal-title":"Proc Int Test Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82333"},{"key":"ref24","first-page":"253","article-title":"Test point insertion for scan-based BIST","author":"seiss","year":"1991","journal-title":"Proc Eur Design Autom Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref26","first-page":"506","article-title":"Timing-driven test point insertion for full-scan and partial-scan BIST","author":"cheng","year":"1995","journal-title":"Proc Int Test Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176793"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07947210.pdf?arnumber=7947210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7947210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2704104","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}