{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:12:46Z","timestamp":1767183166214,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2707119","type":"journal-article","created":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:36:30Z","timestamp":1498156590000},"page":"2678-2682","source":"Crossref","is-referenced-by-count":23,"title":["Thermomechanical Stress-Aware Management for 3-D IC Designs"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6662-4316","authenticated-orcid":false,"given":"Qiaosha","family":"Zou","sequence":"first","affiliation":[]},{"given":"Eren","family":"Kursun","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784487"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2010.2068572"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334321"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESIME.2006.1644002"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.77"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993673"},{"key":"ref5","first-page":"618","article-title":"A thermal model for the top layer of 3D integrated circuits considering through silicon vias","author":"wang","year":"2011","journal-title":"Proc IEEE Int Conf ASIC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024876"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654245"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07955018.pdf?arnumber=7955018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:30Z","timestamp":1642003470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7955018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":17,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2707119","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}