{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:33:40Z","timestamp":1775745220524,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tvlsi.2017.2710020","type":"journal-article","created":{"date-parts":[[2017,7,6]],"date-time":"2017-07-06T18:09:28Z","timestamp":1499364568000},"page":"2649-2657","source":"Crossref","is-referenced-by-count":28,"title":["Calibration of Floating-Gate SoC FPAA System"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3930-965X","authenticated-orcid":false,"given":"Sihwan","family":"Kim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7403-2388","authenticated-orcid":false,"given":"Sahil","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Hasler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2244","article-title":"Integrated floating-gate programming environment for system-level ICs","volume":"24","author":"kim","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858618"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005697"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2016.7808748"},{"key":"ref14","year":"2015","journal-title":"OpenMSP430 Project Open Core MSP430"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/73698"},{"key":"ref16","first-page":"1557","article-title":"Above threshold pFET injection modeling intended for programming floating-gate systems","author":"hasler","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867228"},{"key":"ref19","year":"2017","journal-title":"Website for Mixed Analog-Digital VLSI I"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756050"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504119"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895521"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892194"},{"key":"ref2","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594042"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6010003"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.704528"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2245351"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2024976"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071950"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8015212\/07970180.pdf?arnumber=7970180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:29Z","timestamp":1642003469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7970180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2017.2710020","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}